In the Claims

This listing of claims will replace all prior versions and listings of claims in the application:

- 1 1. (Original) A digital signal processing system that 2 comprises:
- a plurality of processor subsystems that each include:
- 4 a processor core; and
- 5 a direct memory access ("DMA") controller;
- a external input/output port ("XPORT") coupled to each of the processor cores and each of the DMA controllers via a multiplexer; and
- 9 an XPORT arbiter coupled to the multiplexer and configured to
 10 grant XPORT access to a selected one of the processor
 11 cores and DMA controllers.
 - 2. (Original) The system of claim 1, wherein the multiplexer, XPORT arbiter, and the plurality of processor subsystems are fabricated on a single chip.
 - 3. (Original) The system of claim 1, wherein the XPORT arbiter is configured to provide a HOLD signal to the processor cores, wherein the HOLD signal is asserted in response to the assertion of one or more request signals from the DMA controllers.
- 4. (Original) The system of claim 3, wherein the XPORT arbiter includes a logic gate configured to assert the HOLD signal in response to the assertion of any one of a plurality of request signals, wherein the DMA controllers assert a corresponding one of said request signals to request access to the XPORT.

- 5. (Original) The system of claim 3, wherein the processor
- 2 cores are each configured to assert a respective HOLD acknowledge
- 3 signal in response to an assertion of the HOLD signal if the
- 4 processor core is currently not accessing the XPORT.
- 1 6. (Original) The system of claim 5, wherein the XPORT
- 2 arbiter includes a logic gate configured to combine the HOLD
- 3 acknowledge signals to produce a combined acknowledge signal,
- 4 wherein the logic gate asserts the combined acknowledge signal only
- 5 when each of the HOLD acknowledge signals is asserted.
- 1 7. (Original) The system of claim 6, wherein the XPORT
- 2 arbiter further includes a DMA arbiter configured to receive the
- 3 request signals from the DMA controllers and further configured to
- 4 assert a conditional grant signal for a selected DMA controller in
- 5 response to the assertion of a request signal.
- 1 8. (Original) The system of claim 7, wherein the XPORT
- 2 arbiter further includes a grant signal gate for each DMA
- 3 controller, wherein each grant signal gate is configured to assert
- 4 a grant signal to a selected DMA controller when both the combined
- 5 acknowledge signal and the conditional grant signal for the
- 6 selected DMA controller are asserted.
- 9. (Original) The system of claim 7, wherein the XPORT
- 2 arbiter further includes a processor core arbiter distinct from the
- 3 DMA arbiter.
- 1 10. (Original) The system of claim 9, wherein the processor
- 2 subsystems each further include a register coupled between the

- 3 processor core and the processor core arbiter, wherein the register
- 4 includes a request bit and a grant bit.
- 1 11. (Original) The system of claim 10, wherein the processor
- 2 cores execute software including an XPORT arbitration process,
- 3 wherein the process asserts the request bit to request access to
- 4 the XPORT, and wherein the process accesses the XPORT only if the
- 5 grant bit is asserted subsequent to the assertion of the request
- 6 bit.
- 1 12. (Original) The system of claim 11, wherein the processor
- 2 core arbiter asserts a grant bit for a selected processor core in
- 3 response to the assertion of one or more request bits.
- 1 13. (Currently Amended) A method of providing access to a
- 2 limited resource in a digital signal processing system, wherein
- 3 the method comprises:
- 4 receiving one or more request signals from a set of
- 5 components of two distinct types;
- 6 responsively asserting a grant signal to a selected component
- of a first type if the one or more request signals are
- 8 each from components of the first type; and
- 9 responsively asserting a hold signal to each component of the
- 10 first type if the one or more request signals include a request
- 11 signal from a component of the second type;
- 12 <u>if the one or more request signals include</u> a request signal
- from a component of the second type:
- 14 receiving assertions of hold acknowledge signals from
- each of the components of the first type;

asserting a grant signal to a selected component of the 16 second type after receiving said hold acknowledge 17 signal assertions; and 18 wherein the components of the first type assert each assert a 19 respective hold acknowledge signal in response to 20 assertion of the hold signal, and wherein any component 21 of the first type that is actively accessing the XPORT 22 delays assertion of the hold acknowledge signal until 23 24 said accessing is completed.

14 and 15. (Canceled).

- 1 16. (Currently Amended) The method of claim 15 13, wherein 2 after asserting their hold acknowledge signals, the components of the first type stall any of their accesses until after the hold 4 signal is de-asserted.
- 1 17. (Original) The method of claim 13, wherein after asserting the request signal, the components of the first type 3 monitor the grant signal for assertion, wherein the components of the first type access the limited resource after detecting said grant signal assertion, and wherein the components of the first type de-assert the request signal after completing said access.
- 1 18. (Original) The method of claim 13, wherein the components of the first type are processor cores.
- 1 19. (Original) The method of claim 13, wherein the components 2 of the second type are DMA controllers.

- 1 20. (Original) The method of claim 13, wherein the limited
- 2 resource is an external input/output port that can be used by only
- 3 one of said components at a time.